Inter-IP Analysis

Inter-IP Analysis

As FPGA complexity increases, designers cannot start verification in the lab or rely solely on simulation and synthesis. In fact, verification should start during the RTL development stage...


User: Blue Pearl Software Inc.

Views: 51

Uploaded: 2013-12-23

Duration: 01:56

Your Page Title